Institute of Nano Electronic Engineering

Universiti Malaysia Perlis

  • Facebook
  • Instagram
  • Twitter
  • YouTube
  • About Us
    • Background
    • Mission and Vision
    • Organization
    • Client’s Charter
    • Corporate Video
    • Our Expertise
    • Acknowledgement
    • Brochures
  • Academics
    • Master of Science
    • Doctor of Philosophy
    • Postgraduate Students
    • Alumni
  • Research
    • Research Activities
      • Research Areas
      • Research Focus
      • Research Projects
        • Products
      • Collaborations
      • Publications
        • Scoreboard
    • Research Facilities
  • Contact Us
    • Staff Directory
    • Feedback
  • Gallery
    • Video
    • Audio
  • Download
    • Archive
    • Publications
    • Forms
    • OBE Awareness
    • Reports
  • Quick Links
    • Support Links
    • FAQ
    • Sitemap
    • Faculty
    • Other Departments
    • Events
You are here: Home / Publications / On the MOSFET Threshold Voltage Extraction by Transconductance and Transconductance-to-Current Ratio Change Methods: Part II-Effect of Drain Voltage

On the MOSFET Threshold Voltage Extraction by Transconductance and Transconductance-to-Current Ratio Change Methods: Part II-Effect of Drain Voltage

January 2, 2015 By Editor

Abstract – In this paper, we study the effect of the drain voltage on the threshold voltage extraction in long-channel MOSFETs by the transconductance change and transconductance-to-current ratio change methods, using analytical modeling and experimental data obtained on advanced UTB SOI MOSFETs. It is shown that, although these two methods have the same physical background, they feature radically different behaviors with respect to the drain voltage effect. In particular, the transconductance change method yields a threshold voltage value, which regularly increases with drain voltage, and interpretation, as well as analytical expression for this dependence, is provided. In contrast, for the transconductance-to-current ratio change method, the increase of the extracted threshold voltage value with drain voltage is smaller and rapidly saturates; hence, the threshold voltage extraction is more stable and reliable. Modeling derivations are found to be in excellent agreement withmeasurements on long-channel UTB SOI MOSFETs as well as 2-D simulations.

Keywords – MOSFET threshold voltage extraction, transconductance change method, transconductance-to-current ratio, unified charge control model (UCCM).

Corresponding Author: Mohd Khairuddin Md Arshad
Corresponding Author’s Email: mohd.khairuddin@unimap.edu.my

Full text: PDF

Share this:

  • Click to share on Facebook (Opens in new window) Facebook
  • Click to share on X (Opens in new window) X
  • Click to share on Pinterest (Opens in new window) Pinterest
  • Click to email a link to a friend (Opens in new window) Email
  • More
  • Click to share on Reddit (Opens in new window) Reddit
  • Click to share on LinkedIn (Opens in new window) LinkedIn
  • Click to share on WhatsApp (Opens in new window) WhatsApp
  • Click to print (Opens in new window) Print
  • Click to share on Telegram (Opens in new window) Telegram

Filed Under: Publications Tagged With: MOSFET threshold voltage extraction, transconductance change method, transconductance-to-current ratio, unified charge control model (UCCM).

NEWS @ INEE

  • NanoRoadshow Biotech Exploration – STI 100 Scientists: 100 Schools: 100 Days MOSTI
  • Visit to the Faculty of Science and Trace Analysis and Biosensor COE, Prince of Songkla University
  • Visit and Collaborative Discussion Between INEE, Walailak University, Thailand, and Maejo University Chiang Mai, Thailand
  • Visit by Malaysian Bioeconomy Development Corporation (Bioeconomy Corporation)
  • Staff Retirement Appreciation Ceremony

EVENTS & ACTIVITIES

  • INEE Nano Roadshow – Series 4
  • NanoBiosensor Workshop 2024
  • Invitation To Nanobiosensor Workshop 2024
  • NANO ROADSHOW @ PSNCWU
  • STEM With Community at FESTKON UniMAP 2023
Privacy Policy | Security Policy | Disclaimer | Sitemap | FAQ | Feedback | User Guide | Download | Postgraduate

Institute of Nano Electronic Engineering, Universiti Malaysia Perlis
Lot 106, 108 & 110, Blok A, Taman Pertiwi Indah,
Jalan Kangar-Alor Setar, Seriab 01000 Kangar, Perlis, Malaysia
Tel: +604-979 8581 Fax: +604-979 8578 Email: webmaster.inee@unimap.edu.my

Copyright © INEE UniMAP

  • Facebook
  • Instagram
  • Twitter
  • YouTube

For best view, please use latest version of Internet Explorer, Mozilla Firefox and Google Chrome with resolution 1280 x 768 and above.

BioNexus Partners (BNP)

QS 5 Stars

myGov

Logo UniMAP

Designed by Mohd Isa from Portal Kerjaya & Sumber Rujukan Malaysia

  • Bahasa Melayu