Institute of Nano Electronic Engineering

Universiti Malaysia Perlis

  • Facebook
  • Instagram
  • Twitter
  • YouTube
  • About Us
    • Background
    • Mission and Vision
    • Organization
    • Client’s Charter
    • Corporate Video
    • Our Expertise
    • Acknowledgement
    • Brochures
  • Academics
    • Master of Science
    • Doctor of Philosophy
    • Postgraduate Students
    • Alumni
  • Research
    • Research Activities
      • Research Areas
      • Research Focus
      • Research Projects
        • Products
      • Collaborations
      • Publications
        • Scoreboard
    • Research Facilities
  • Contact Us
    • Staff Directory
    • Feedback
  • Gallery
    • Video
    • Audio
  • Download
    • Archive
    • Publications
    • Forms
    • OBE Awareness
    • Reports
  • Quick Links
    • Support Links
    • FAQ
    • Sitemap
    • Faculty
    • Other Departments
    • Events

Fabrication and Characterization of 50 nm Silicon Nano-Gap Structures

October 24, 2012 By Editor

Abstract – A simple method for the fabrication of nano-gaps less than 50 nm by using conventional photolithography combined with patterned-size reduction techniques is presented. Silicon material is used to fabricate the nano-gap structure and gold is used for the electrode. Two chrome masks are proposed to complete this work, the first mask for the nano-gap pattern and a second mask for the electrode. The method is based on the control of the coefficients (temperature and time) with an improved pattern size resolution by thermal oxidation. With this technique, there are no principal limitations to fabricating anostructures with different layouts down to several nanometers in dimension. In this work, the proposed method is experimentally demonstrated by preparing the nano-gaps on a Si–SiO2 substrate down to dimensions of 50 nm. The optical characterization that is applied to check the nano-gap structure is by using the scanning electron microscope (SEM).

Keywords – Nano-Gap, Pattern-Size Reduction, Nanostructure, Optical Characterization, Photolithography.

Corresponding Author: Uda Hashim
Corresponding Author’s Email: uda@unimap.edu.my

Full text: PDF

Filed Under: Publications Tagged With: Nano-Gap, Nanostructure, Optical Characterization, Pattern-Size Reduction, Photolithography

Carbon nano dots scale by focused ion beam system for MIS diode nano devices

October 3, 2012 By Editor

Abstract – Metal-insulator-semiconductor (MIS) structures with a nanocrystal carbon (nc-C) embedded in SiO2 thin films were fabricated using a focused ion beam (FIB) system with a precursor of low-energy Ga+ ion and carbon source. The crystallinity of nc-C was investigated by Raman spectroscopy and atomic force microscopy (AFM). Raman spectra indicate the evidence of crystallization of nc-C after annealed at 600˚C by the sharp peak at 1565 cm-1 in graphite (sp2), while no peak of diamond (sp3) could be seen at 1333 cm-1. The AFM images showed the nc-C dots controlled with diameter of 100 nm, 200 nm and 300 nm, respectively. The above results revealed that the nc-C dots had sufficiently stuck onto SiO2 films. The hysterisis loop in the capacitance–voltage characteristics appeared in the MIS device with SiO2/nc-C/SiO2 structure in which voltage shift is 0.32 V for radical oxidation and 0.14 V for dry oxidation, respectively.

Keywords – Carbon; Nanocrystal; Memory device; Focused ion beam; Raman spectroscopy; Atomic force microscopy

Corresponding Author: Ruslinda Abdul Rahim
Corresponding Author’s Email: ruslinda@unimap.edu.my

Full text: PDF

Filed Under: Publications Tagged With: Atomic force microscopy, Carbon, Focused ion beam, Memory device, Nanocrystal, Raman spectroscopy

The Alignment of Carbon Nano Tube between Aluminum Electrodes using AC Dielectrophoresis Method

September 26, 2012 By Editor

Abstract – This paper presents the recent development and fabrication of carbon nanotubes (CNT) based on electrical devices. The silicon oxide is formed by dry oxidation and the Aluminum (Al) layer is deposited using Thermal Evaporator. The electrodes pad act as a bridge for CNT alignment. Then, this single-walled carbon nanotubes (SWNTs) was suspended in isopropyl alcohol (IPA) and Dichloromethane (DCM) solution in ultrasonic condition around 1 hour continuously. Then, the aligment of the CNT was carried out using AC dielectrophoresis and DC electrophoresis method.

Keywords – CNT, DC electrophoresis method, AC dielectrophoresis method

Corresponding Author: Nur Hamidah Abdul Halim
Corresponding Author’s Email: nurhamidah@unimap.edu.my

Full text: PDF

Filed Under: Publications Tagged With: AC dielectrophoresis method, CNT, DC electrophoresis method

Fabrication and characterization of ONO and tunnel oxide for 16k FLOTOX EEPROM cell

September 25, 2012 By Editor

Abstract – The EEPROM process is one the hardest process to be developed. The performance of the EEPROM devices is normally judged on the programming speed, which relates to program high (erase) and program low (write) operations. It is essential that the program high and program low speed of the EEPROM cell is within 1ms with a programming voltage of not more than 16V. In this study, two experiments were setup to improve the programming speed. The first experiment was to increase the high voltage NMOS drain junction breakdown voltage with the source floating (HVNMOS BVDSF), and the second experiment was to scale down the ONO layer. The characterization work to increase the programming speed of the memory cell of 16k FLOTOX EEPROM has been carried out. P-field implant dose is optimized to have both the HVNMOS BVDSF and the p-field threshold voltage above 16V for fast programming. As a result, the threshold voltages of programming high and low operation are achieved at 4.35V and .0.77V respectively. Furthermore, by scaling down the nitride layer of ONO from 160Å to 130Å, the Vt program window is further improved to 4.5V and .0.94V for the program high and program low operations respectively.

Keywords – EEPROM, memory cell, threshold voltage, program high, program low, ONO, nitride layer.

Corresponding Author: R.M. Ayub
Corresponding Author’s Email: ramzan@unimap.edu.my

Full text: PDF

Filed Under: Publications Tagged With: EEPROM, memory cell, nitride layer., ONO, program high, program low, threshold voltage

A Practical-Oriented Industry Relevant Teaching of Microelectronic Engineering In Malaysia: A Complete First Cycle Experience

September 24, 2012 By Editor

Abstract – Significant change in Malaysia’s Microelectronic industry at the turn of the century has created new challenges for the institutions in the region. To cater for the resulting workforce market changes, the development and implementation of a new four year Bachelor of Engineering in Microelectronic Engineering curriculum at the Kolej Universiti Kejuruteraan Utara Malaysia is herein reported. The curriculum incorporates general electronics subjects with specialized subjects on microelectronic design, fabrication, MEMS and failure analysis. Skills development is increased through inclusion of significant practical components in every technical course. ‘Teaching-fab’, chip design and failure analysis facilities plus a fully functioning ‘teaching-factory’ are build for educational purposes. Active collaborations with the industry are the key elements of the implementation. The total enrollment is 408 students and the first batch of 108 students will be graduating in July 2006. This paper will address the issues and challenges faced in the design, approval and implementation of the program.

Index Terms – Practical oriented, Industry relevant, Microelectronic engineering, Complete cycle.

Corresponding Author: U. Hashim
Corresponding Author’s Email: uda@unimap.edu.my

Full text: PDF

Filed Under: Publications Tagged With: Complete cycle, Industry relevant, Microelectronic engineering, Practical oriented

  • « Previous Page
  • 1
  • …
  • 10
  • 11
  • 12
  • 13
  • Next Page »

NEWS @ INEE

  • NanoRoadshow Biotech Exploration – STI 100 Scientists: 100 Schools: 100 Days MOSTI
  • Visit to the Faculty of Science and Trace Analysis and Biosensor COE, Prince of Songkla University
  • Visit and Collaborative Discussion Between INEE, Walailak University, Thailand, and Maejo University Chiang Mai, Thailand
  • Visit by Malaysian Bioeconomy Development Corporation (Bioeconomy Corporation)
  • Staff Retirement Appreciation Ceremony

EVENTS & ACTIVITIES

  • INEE Nano Roadshow – Series 4
  • NanoBiosensor Workshop 2024
  • Invitation To Nanobiosensor Workshop 2024
  • NANO ROADSHOW @ PSNCWU
  • STEM With Community at FESTKON UniMAP 2023
Privacy Policy | Security Policy | Disclaimer | Sitemap | FAQ | Feedback | User Guide | Download | Postgraduate

Institute of Nano Electronic Engineering, Universiti Malaysia Perlis
Lot 106, 108 & 110, Blok A, Taman Pertiwi Indah,
Jalan Kangar-Alor Setar, Seriab 01000 Kangar, Perlis, Malaysia
Tel: +604-979 8581 Fax: +604-979 8578 Email: webmaster.inee@unimap.edu.my

Copyright © INEE UniMAP

  • Facebook
  • Instagram
  • Twitter
  • YouTube

For best view, please use latest version of Internet Explorer, Mozilla Firefox and Google Chrome with resolution 1280 x 768 and above.

BioNexus Partners (BNP)

QS 5 Stars

myGov

Logo UniMAP

Designed by Mohd Isa from Portal Kerjaya & Sumber Rujukan Malaysia

  • Bahasa Melayu